What is claimed is:

- 1 1. A cache controller used in a computer system that includes
- 2 a cache memory, a main memory, and a microprocessor which
- 3 concurrently executes a plurality of tasks, comprising:
- 4 a region managing unit operable to manage a plurality
- 5 of regions in the cache memory in correspondence with the
- 6 plurality of tasks;
- 7 an address receiving unit operable to receive, from
- 8 the microprocessor, an address of a location in the main
- 9 memory at which data to be accessed to execute one of the
- 10 plurality of tasks is stored; and
- 11 a caching unit operable to acquire, if the data to
- 12 be accessed is not stored in the cache memory, a data block
- 13 including the data from the main memory, and store the
- 14 acquired data block into a region in the cache memory
- 15 corresponding to the task.
- 1 2. The cache controller of Claim 1,
- wherein the region managing unit divides the cache
- 3 memory into the plurality of regions equal in number to
- 4 the plurality of tasks, and manages the plurality of regions
- 5 in a one-to-one correspondence with the plurality of tasks.
- 1 3. The cache controller of Claim 2,
- 2 wherein the region managing unit receives information

- 3 about how many tasks are concurrently executed by the
- 4 microprocessor and a size of memory required for execution
- 5 of each of the plurality of tasks, and divides the cache
- 6 memory into the plurality of regions based on the received
- 7 information.
 - 1 4. The cache controller of Claim 3, further comprising:
 - a task ID receiving unit operable to receive a task
 - 3 ID of the task,
 - 4 wherein the region managing unit manages the
- 5 plurality of regions in a one-to-one correspondence with
- 6 task IDs of the plurality of tasks, and
- 7 the caching unit stores the acquired data block into
- 8 the region in the cache memory corresponding to the received
- 9 task ID.
- 1 5. The cache controller of Claim 4,
- wherein the task ID is an address of a location in
- 3 the main memory at which the task is stored as a program.
- 1 6. The cache controller of Claim 4,
- wherein the task ID is generated by converting an
- 3 address of a location in the main memory at which the task
- 4 is stored as a program.

- 1 7. The cache controller of Claim 4,
- wherein the microprocessor performs multitasking
- 3 under control of an operating system, and
- 4 the task ID is a process ID assigned by the operating
- 5 system.
- 1 8. The cache controller of Claim 4, further comprising:
- a judging unit operable to judge whether the data
- 3 is stored in the cache memory, by searching all of the
- 4 plurality of regions.
- 1 9. The cache controller of Claim 4, further comprising:
- a judging unit operable to judge whether the data
- 3 is stored in the cache memory, by searching the region
- 4 corresponding to the task.
- 1 10. The cache controller of Claim 4,
- wherein the cache memory is made up of a plurality
- 3 of ways, and
- 4 the plurality of regions each contain at least one
- 5 way.
- 1 11. The cache controller of Claim 10, using set associative
- 2 mapping for each region containing more than one way.

- 1 12. The cache controller of Claim 1,
- wherein the region managing unit divides the cache
- 3 memory into a specific region and a nonspecific region,
- 4 and manages the specific region in correspondence with
- 5 a specific task out of the plurality of tasks, and
- 6 the caching unit stores the acquired data block into
- 7 the specific region if the task is the specific task, and
- 8 into the nonspecific region if the task is other than the
- 9 specific task.
- 1 13. The cache controller of Claim 1,
- wherein the microprocessor concurrently executes a
- 3 first task, a second task, and a third task,
- 4 the region managing unit divides the cache memory
- 5 into a first region and a second region, and manages the
- 6 first region in correspondence with the first task and
- 7 the second task, and the second region in correspondence
- 8 with the third task, and
- 9 the caching unit stores the acquired data block into
- 10 the first region if the task is the first task or the second
- 11 task, and into the second region if the task is the third
- 12 task.
- 1 14. A cache control method used in a computer system that
- 2 includes a cache memory, a main memory, and a microprocessor

- 3 which concurrently executes a plurality of tasks,
- 4 comprising:
- 5 a region managing step of managing a plurality of
- 6 regions in the cache memory in correspondence with the
- 7 plurality of tasks;
- 8 an address receiving step of receiving, from the
- 9 microprocessor, an address of a location in the main memory
- 10 at which data to be accessed to execute one of the plurality
- 11 of tasks is stored; and
- 12 a caching step of acquiring, if the data to be accessed
- 13 is not stored in the cache memory, a data block including
- 14 the data from the main memory, and storing the acquired
- 15 data block into a region in the cache memory corresponding
- 16 to the task.
 - 1 15. A computer system comprising a cache memory, a cache
 - 2 controller, a main memory, and a microprocessor which
 - 3 concurrently executes a plurality of tasks,
- 4 the cache controller including:
- 5 a region managing unit operable to manage a plurality
- 6 of regions in the cache memory in correspondence with the
- 7 plurality of tasks;
- 8 an address receiving unit operable to receive, from
- 9 the microprocessor, an address of a location in the main
- 10 memory at which data to be accessed to execute one of the

- 11 plurality of tasks is stored; and
- 12 a caching unit operable to acquire, if the data to
- 13 be accessed is not stored in the cache memory, a data block
- 14 including the data from the main memory, and store the
- 15 acquired data block into a region in the cache memory
- 16 corresponding to the task.
- 1 16. The computer system of Claim 15, further comprising:
- an address converting unit operable to receive from
- 3 the microprocessor a logical address showing the address
- 4 of the location in the main memory at which the data to
- 5 be accessed is stored, convert the logical address to a
- 6 physical address, and send the physical address to the
- 7 address receiving unit,
- 8 wherein the cache controller further includes:
- 9 a data block managing unit operable to manage the
- 10 data block stored in the cache memory by the caching unit,
- 11 using the physical address.
- 1 17. The computer system of Claim 15,
- wherein the address receiving unit receives from the
- 3 microprocessor a logical address showing the address of
- 4 the location in the main memory at which the data to be
- 5 accessed is stored,
- the cache controller further includes:

- 7 a data block managing unit operable to manage the
- 8 data block stored in the cache memory by the caching unit,
- 9 using the logical address, and
- 10 the computer system further comprises:
- an address converting unit operable to convert the
- 12 logical address output from the cache controller to a
- 13 physical address, and send the physical address to the
- 14 main memory.